|
@@ -5,16 +5,35 @@
|
|
|
|
|
|
import { registerLanguage } from '../_.contribution';
|
|
import { registerLanguage } from '../_.contribution';
|
|
|
|
|
|
|
|
+declare var AMD: any;
|
|
|
|
+declare var require: any;
|
|
|
|
+
|
|
registerLanguage({
|
|
registerLanguage({
|
|
id: 'systemverilog',
|
|
id: 'systemverilog',
|
|
extensions: ['.sv', '.svh'],
|
|
extensions: ['.sv', '.svh'],
|
|
aliases: ['SV', 'sv', 'SystemVerilog', 'systemverilog'],
|
|
aliases: ['SV', 'sv', 'SystemVerilog', 'systemverilog'],
|
|
- loader: () => import('./systemverilog')
|
|
|
|
|
|
+ loader: () => {
|
|
|
|
+ if (AMD) {
|
|
|
|
+ return new Promise((resolve, reject) => {
|
|
|
|
+ require(['vs/basic-languages/systemverilog/systemverilog'], resolve, reject);
|
|
|
|
+ });
|
|
|
|
+ } else {
|
|
|
|
+ return import('./systemverilog');
|
|
|
|
+ }
|
|
|
|
+ }
|
|
});
|
|
});
|
|
|
|
|
|
registerLanguage({
|
|
registerLanguage({
|
|
id: 'verilog',
|
|
id: 'verilog',
|
|
extensions: ['.v', '.vh'],
|
|
extensions: ['.v', '.vh'],
|
|
aliases: ['V', 'v', 'Verilog', 'verilog'],
|
|
aliases: ['V', 'v', 'Verilog', 'verilog'],
|
|
- loader: () => import('./systemverilog')
|
|
|
|
|
|
+ loader: () => {
|
|
|
|
+ if (AMD) {
|
|
|
|
+ return new Promise((resolve, reject) => {
|
|
|
|
+ require(['vs/basic-languages/systemverilog/systemverilog'], resolve, reject);
|
|
|
|
+ });
|
|
|
|
+ } else {
|
|
|
|
+ return import('./systemverilog');
|
|
|
|
+ }
|
|
|
|
+ }
|
|
});
|
|
});
|